[ Pobierz całość w formacie PDF ]
KSO3
1 3 4
RP18 2 2 2 2 2
KSO2 @
KSI7 KSO1
1 8
KSI6 KSO0
2 7
A 2 A
KSI5
3 6 09/2/5 HP
KSI4 SI1 NO42 Q87A
4 5
ADP_EN 2N7002DWH_SOT363-6
8/31 HP 2
10K_8P4R_5%
@
U40 Q87B
C758 4.7U_0805_10V4Z AQUAWHITE_BATLED#
128 15 1 2 5
31 SPI_SI FLDATAOUT CAP
127 @
12 KBC_SPI_SI_R HSTDATAOUT/GPIO45
SPI_CS0#_KBC
1 2 97 93
31 SPI_CS0# FLCS0# GPIO28 PM_SLP_M# 14,32,33
+5VS
R949 0_0402_5%
96 98
12 KBC_SPI_CS0#_R SUS_PWR_ACK 14
HSTCS0#/GPIO44 GPIO29
2N7002DWH_SOT363-6
95 99
31 SPI_SO
RP26 FLDATAIN GPIO30 AC_PRESENT 14
SPI_SO_KBC R665 0_0402_5%
1 2 94 100 1 2 SI, No53
12 KBC_SPI_SO HSTDATAIN/GPIO43 GPIO31 MUTE_LED_CNTL 25
TP_CLK R950 22_0402_5%
1 8 126 09/5/4 HP DB1 No82 09/2/5 HP
GPIO32 PCI_SERR# 15,27,31
TP_DATA
2 7
25 KSO[0..13]
KBD_CLK KSO0
3 6 21 124 Q10B Q10A
KSO0 OUT0/(SCI) KBC_PWR_ON 37 to Power
KBD_DATA KSO1 GREEN_BATLED#
4 5 20 125
KSO1 OUT1/IRQ8# AQUAWHITE_BATLED# 12,25
0_0402_5% Build
SI2 NO7 KSO2 R10211 @ 2 R661 R660 R658 R657
19
KSO2 BATSELB_A#
10K_8P4R_5% KSO3 Phase
18 123
KSO3 CFETA/OUT7/nSMI
KSO4 KBRST# D40 CH751H-40PT_SOD323-2 R10221 2 0_0402_5% DB1 X
17 122 1 2
KSO4 OUT8/KBRST KB_RST# 15 FET_A 36
KSO5
16 121
RP27 KSO5 OUT9/PWM2 FAN_PWM 4
KSO6 Main Battery selection DB2 X X
13 120 X
KSO6 OUT10/PWM0 BAT_PWM_OUT 35 to Power
SP_CLK KSO7
1 8 12 118
KSO7 PWM_CHRGCTL CHGCTRL 35 to Power
SP_DATA KSO8
2 7 10 DBx X X
KSO8
PS2_DATA KSO9 THM_TRAVEL#
3 6 9 107
KSO9 GPIO01 THM_TRAVEL# 34
PS2_CLK KSI0 KSO10
4 5 8 79 SI1 X
T131 TPC12 ON/OFFBTN_KBC# 25
KSO10 GPIO02
KSO11
7 80
TPC12 T120
KSO11 GPIO03
10K_8P4R_5% KSI1 KSO12 SLP_S3#
6 81 SI2 X X
T132 TPC12 SLP_S3# 14,25,32,33,35,38,39
KSO12/GPIO00/KBRST GPIO04/KSO14
KSO13
5 83
KSO13/GPIO18 GPIO05/KSO15 8051_RECOVER# 31
SI1 NO66 SIx X X
PM_RSMRST#
85
25 KSI[0..7] PM_RSMRST# 14
GPIO07/PWM3
KSI0 CRACK_BGA PV X
29 86
KSI0 GPIO08/RXD CRACK_BGA 8,17
TP_CLK KSI1 GPIO9
1 2 28 87
TPC12 T121
KSI1 GPIO09/TXD
C995 10P_0402_50V8JTP_DATA KSI2 PVx X
1 2 27
KSI2
B B
C996 10P_0402_50V8JSP_CLK KSI3 AB2A_DATA R670 0_0402_5%
1 2 26 88 1 2
KSI3 GPIO11/AB2A_DATA CAP_DAT 13,25
C997 10P_0402_50V8JSP_DATA KSI4 AB2A_CLK R671 0_0402_5%
1 2 25 89 1 2
KSI4 GPIO12/AB2A_CLK CAP_CLK 13,25
C998 10P_0402_50V8JPS2_CLK KSI5 R672 0_0402_5%
1 2 24 90 1 2
KSI5 GPIO13/AB2B_DATA CELLS 35 to Power
C999 10P_0402_50V8JPS2_DATA KSI6 R673 0_0402_5% SI, No53 X --> means installed
1 2 23 91 1 2
KSI6 GPIO14/AB2B_CLK A_SD# 25
C10001 10P_0402_50V8JKBD_CLK KSI7 09/5/4 HP
2 22 92
KSI7 GPIO15/FAN_TACH1 ADP_DET# 42
C10011 10P_0402_50V8JKBD_DATA +3VS
2 101
GPIO16/FAN_TACH2 THM_MAIN# 34 to Power
C1002 10P_0402_50V8J 08/11/17 HP 09/2/5 HP
102
GPIO17/A20M GATEA20 15
TP_CLK
35
25 TP_CLK IMCLK
TP_DATA KB_RST# R62 10K_0402_5%
36 103 1 2
25 TP_DATA IMDAT GPIO20/PS2CLK KBD_CLK 28
SP_CLK
61 105
KBD_DATA 28
25 SP_CLK KCLK GPIO21/PS2DAT
SP_DATA
62 4
25 SP_DATA KDAT GPIO24/KSO16 PWRBTN_OUT# 14,25,28
PS2_CLK
66 74
28 PS2_CLK EMCLK ADP_PRES[CKT#2]/GPIO27/WK_SE05 ADP_PRES 33,35,42 to Power
PS2_DATA
67
28 PS2_DATA EMDAT
10/03 HP
+3VL
AB1A_DATA
111
AB1A_DATA AB1A_DATA 34 to Power
AB1A_CLK
112
AB1A_CLK AB1A_CLK 34 to Power
CLK_PCI_KBC SI, No55
Access Bus Interface
AB1B_DATA
55 109 09/5/4 HP
14,27,30,31 PM_CLKRUN# CLKRUN# AB1B_DATA AB1B_DATA 34
AB1B_CLK
57 110
12,27,30,31 SIRQ SER_IRQ AB1B_CLK AB1B_CLK 34
CLK_PCI_KBC
54
15 CLK_PCI_KBC Power Mgmt/SIRQ
PCI_CLK
RUNSCI_EC# R675 0_0402_5% KBRST# R893 @ 2
10K_0402_5%
76 73 1 2 1
15 RUNSCI_EC# EC_SCI# GPIO25 CAP_INT 25
@ EA# R676 @ 2 1 2
1K_0402_5% VCC1_PWRGD R894 10K_0402_5%
108 1
+3VL
GPIO26/KSO17
DB1 No79
51 59
12,23,30,31 LPC_LAD3 LAD[3] NC_CLOCKI
32K_CLK R679 0_0402_5% CRACK_BGA R895 100K_0402_5%
50 75 1 2 1 2
12,23,30,31 LPC_LAD2 LAD[2] 32KHZ_OUT/GPIO22/WK_SE01 ADP_EN 42 to Power
PGD_IN R680 220_0402_1%
48 60 1 2 09/2/10 HP
12,23,30,31 LPC_LAD1 LAD[1] RESET_OUT#/GPIO06 PM_PWROK 41
PWR_GD GPIO9 R10811 2 10K_0402_5%
1 46 LPC 78
12,23,30,31 LPC_LAD0 LAD[0] PWRGD PWR_GD 12,32
77
Bus VCC1_RST# VCC1_PWRGD 37,42
R10231 0_0402_5%
52 38 2
12,23,30,31 LPC_LFRAME# LFRAME# ADC_TO_PWM_OUT/GPIO19 OCP 42 to Power
@
53
15,30 NPCI_RST#
2 LRESET#
TEST R686 1K_0402_5%
69 1 2
TEST PIN
C C
KBC_PWR_ON R896 10K_0402_5%
1 2
CR Y1 R10241 0_0402_5%
70 116 2
XTAL1 CFETB/GPIO10 FET_B 36
CR Y2 LATCH R897 10K_0402_5%
71 113 1 2
XTAL2 BAT_LED# AMBER_BATLED# 25
115
PWR_LED#/8051TX 8051TX 31
FET_A R898 10K_0402_5%
68 114 1 2
+VCC0 8051RX 31
VCC0 FDD_LED#/8051RX
R690 100K_0402_5%
1 2
+3VL
Y7 SI, No68 09/05/8 HP FET_B R899 10K_0402_5%
1 1 2
36 BAT_ALARM
Alarm [CKT#2]/GPIO36
2 41
12 KBC_SPI_CLK_R AC_ADP_PRES 35
HSTCLK/GPIO41 AC[CKT#2]/GPIO23
3 42 1 2 09/02/10 HP
31 SPI_CLK FLCLK ADC2/GPIO40 ADP_A_ID 42
R1115 300_0603_5% SI, No70
30 65
23 MC2_DISABLE GPIO39 Q/GPIO33 LATCH 36
31 64 09/5/8 HP
12 KBC_SPI_CS1#_R HSTCS1#/GPIO42 GPIO34 LID_SW# 20,25
SPI_CS1#_KBC R694 0_0402_5% RP20 +3VL
1 2 32 63 1 2
31 SPI_CS1# FLCS1# GPIO35 CAP_RST_EC 25
R953 0_0402_5% SI, No82
33 40
+3VL
24 MC1_DISABLE GPIO38 AVCC
1 1 34 09/5/18 HP 4.7K_0804_8P4R_5%
14,33,40 PM_SLP_LAN# GPIO37
AB1A_CLK
1 2 43 1 8
35 PMC
ADC1/GPIO46
R1113 300_0603_5% AB1A_DATA
1 2 44 09/2/10 HP 2 7
42 OCP_A_IN
ADC_TO_PWM_IN
R1114 300_0603_5% PGD_IN R699 @ 2 3 6
10K_0402_5% AB1B_CLK
1
14 PGD_IN
2 2
KBC1098-NU_TQFP128_14X14 AB1B_DATA
4 5
PM_RSMRST# R700 100K_0402_5%
1 2
SI, No35 SI, No56
09/2/5 HP
09/5/4 HP
R1021 Removed
AVSS PM_PWROK PWR_GD
1 2 R1022 Install (main battery selection)
SI2 NO7
+RTCVCC
C984 2200P_0402_50V7K
R1023 Install (OCP function)
1 2
R1024 Install (travel battery selection)
C982 2200P_0402_50V7K
1 1 1
R694 Install (SMSC CBB will required it)
@
1 2
C983 2200P_0402_50V7K
D 2 2 2 D
R710
0_0402_5%
R1116
0_0402_5%
+VCC0
08/11/09 remove
1 1 all options of 1091
Security Classification Compal Secret Data
R717 @ SI, No57 Compal Electronics, Inc.
0_0402_5% 09/5/4 HP 2008/09/15 2009/12/31 Title
Issued Date Deciphered Date
2 2
KBC1098
add R1113~R1116 and C982~C984,
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Size Document Number R ev
these should be placed at pins nearby (except R1116) AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
0.3
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS LA-4902P
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Wednesday, December 09, 2009 Sheet 29 of 47
1 2 3 4 5
http://laptop-motherboard-schematic.blogspot.com/
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
4.7U_0805_10V4Z
C752
C753
C754
C755
C756
0.1U_0402_16V4Z
C757
Keyboard/Mouse Interface
R951
10_0402_5%
4.7P_0402_50V8C
C908
22P_0402_50V8J
22P_0402_50V8J
G
G
C760
C761
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C1051
C1052
@
@
C1055
C763
1U_0603_10V4Z
C764
0.1U_0402_16V4Z
5
2
39
58
84
106
14
119
49
1
6
VCC1
VCC1
VCC1
VCC1
VCC1
VCC1
VCC2
4
3
General Purpose I/O Interface
SMSC_1098-NU_TQFP-128P
2
1
Miscellaneous
AGND
VSS
VSS
VSS
VSS
VSS
VSS
VSS
AVSS
2
3
1
4
72
11
37
47
56
82
45
104
117
32.768KHZ_12.5PF_QTFM28-32768K1
2
1
1
2
2
1
1 2 3 4 5
+3VS
RP29
A A
DCD#1
1 8
RI#1
2 7
CTS#1
3 6
DSR#1
4 5
+5VS +5VS_PRN
4.7K_0804_8P4R_5%
D69
2 1
CH751H-40PT_SOD323-2
RP30
U65 LPD1
1 8
RXD1 28
LPD0
9 2 7
12,23,29,31 LPC_LAD0 LAD0
R1058 1K_0402_5% LPTSLCTIN#
11 3 6
12,23,29,31 LPC_LAD1 LAD1
RXD1 LPTINIT#
12 54 1 2 4 5
12,23,29,31 LPC_LAD2 LAD2 RXD1
TXD1
13 55
RP31 12,23,29,31 LPC_LAD3 LAD3 TXD1 TXD1 28
DSR#1 4.7K_0804_8P4R_5%
56
DSR1# DSR#1 28
SIO_GPIO46 RTS#1
8 1 14 1
12,23,29,31 LPC_LFRAME# LFRAME# RTS1# RTS#1 28
SIO_GPIO45 CTS#1 RP32
7 2 15 2
12 LPC_LDRQ#0 LDRQ# CTS1# CTS#1 28
SIO_GPIO44 DTR#1 LPD5
6 3 3 1 8
DTR1# DTR#1 28
SIO_GPIO43 RI#1 LPD4
5 4 16 4 2 7
15,29 NPCI_RST# PCI_RESET# RI1# RI#1 28
LPCPD# DCD#1 LPD3
17 5 3 6
LPCPD# DCD1# DCD#1 28
10K_8P4R_5% LPD2
4 5
PM_CLKRUN#
18
RP33 14,27,29,31 PM_CLKRUN# CLKRUN#
CLK_PCI_SIO 4.7K_0804_8P4R_5%
19
15 CLK_PCI_SIO PCI_CLK
SIO_IRQ SIRQ LPTINIT#
8 1 20 35
12,27,29,31 SIRQ SER_IRQ INIT# LPTINIT# 28
SIO_GPIO12 SIO_PME# LPTSLCTIN# RP34
7 2 1 2 6 36
+3VS IO_PME# SLCTIN# LPTSLCTIN# 28
[ Pobierz całość w formacie PDF ]